In this paper, we present modifications to the constant-gm bias circuit and the Miller-lead compensation technique which eliminate or minimize some of their shortcomings. First, we demonstrate how parasitic pad capacitance can cause instability in the constant-gm bias circuit, and show that the transconductance is constant only for specific bias conditions. Next, we suggest a new circuit topology that requires 75% less compensation capacitance to achieve stability. We also discuss problems with Miller-lead compensation that arise from temperature, process, and load variations. Finally, we present a new biasing technique to correct these problems, and, through simulation, demonstrate a 40º improvement in phase margin over load current variations.
INTRODUCTION
Operational amplifiers are typically biased and compensated to minimize temperature and process variations in their open loop response. Although constant-gm biasing and Miller-lead compensation remain useful for this purpose, the sensitivity of these techniques can be improved over temperature, process, and load variations.
To understand how the open loop characteristics of an opamp can vary, consider the opamp in Figure 1 . The pole and zero locations of the open loop response are given by (1) - (3), where R C is either a passive resistor, or implemented using the channel resistance of M 4C operating in the triode region [1] . Typically, the opamp is designed such that f T < f Z < f 2 . Assuming dominant pole behavior, f T is given by (4). 
Clearly, changes in gm 1 , gm 2 , R C , and I D2E caused by process, temperature, and load variations will affect the relationship between f T , f Z , and f 2 . In contrast, an ideal biasing scheme would render f 1 , f 2 , f Z , and f T constant. The constant-gm bias circuit and the use of a MOSFET R C for compensation have numerous disadvantages. In Section II, we show that the constant-gm bias circuit does not always keep gm constant, and indicate exactly how variations in gm arise. We also demonstrate that the constant-gm bias circuit can be unstable. In Section III, we introduce a new constant-gm bias circuit with improved stability. Section IV discusses disadvantages of the MOSFET implementation of R C shown in Figure 1 , and introduces an improved technique for biasing M 4C for compensation.
LIMITATIONS IN TRACKING GM
Ideally, the constant-gm bias circuit in Figure 1 forces all MOSFETs (n/p-channel) to have constant gm over process and temperature [1, 2] . Unfortunately, the application of constant-gm biasing to CMOS opamps is complicated by the MOSFET I-V characteristics. While one equation governs the I-V characteristics of the BJT for the entire active region, the I-V characteristics of the MOSFET change from weak to strong inversion. In this section, we investigate variations in gm caused when a constant-gm bias circuit with MOSFETs operating in a particular region of operation is used to bias other MOSFETs in either the same, or a different, region of operation.
Case A. Strong Inversion Only
Traditionally, all MOSFETs were biased in strong inversion where the I D -V GS relationship was governed by the square law. In such a case, consider any MOSFET M X biased by the constant-gm circuit in Figure 1 . The drain current of M 2B (I D2B ) and gm X are given by (5) and (6) respectively, where X is either n or p depending on the device type. Substituting (5) into (6) yields (7), an expression for gm X 
are both n-channel MOSFETs, then (7) is independent of process and temperature. On the other hand, if M X is a pchannel MOSFET, then the final term in (7) ( p / n ) varies extensively with process and slightly with temperature.
Case B. Strong Inversion (M 2B ) and Weak Inversion (M X ) Consider the case where M X is in weak inversion and M 2B is in strong inversion. In weak inversion, gm X is given by (8), where t is the thermal voltage, and n is the slope factor (n 1.2) [3] .
Substituting the original expression for I D2B (and therefore I DX ) into (8), yields (9) which again depends on temperature ( t , n ) and process ( n ).
Case C. Weak Inversion Only
If M 2B is also in weak inversion, the expression for I D2B (and therefore I DX ) is given by (10), and the resulting expression for gm X given by (11). Clearly, gm X is constant once again, with an advantage over strong inversion (case A): the ratio X / n is absent from the expression for gm X . Therefore, gm X is independent of process and temperature, even if M X and M 2B are different types. 
Case D. Weak Inversion (M 2B ) and Strong Inversion (M X )
When M 2B is in weak inversion and M X is in strong inversion, gm X is given by (12) .
Once again, gm X varies with process and temperature. However, on account of the square root dependence of gm on I D in strong inversion, the variations in (12) are less than in (10). Note that if R B is integrated on chip, process variations in R B influence (12) less than (7), (9), or (11).
In addition to our analysis, we simulated cases A-D in a 0.8 m BiCMOS process using HSPICE. In our simulations, all MOSFETs had identical drain currents regardless of their region of operation. Furthermore, all MOSFETs in a given region of operation had the same V GS -V T0 , regardless of their type (p or n channel). We swept the simulator temperature from 0ºC to 50ºC, and used corner models to simulate process variations. Table 1 shows our results. Except where indicated, M 2B and M X in Table 1 are n-channel MOSFETs. 
STABILITY IN CONSTANT-GM BIASING
Another problem with the constant-gm bias circuit is that it can oscillate if not designed correctly. Typically, R B is implemented off-chip, and therefore a capacitance of several pF may be present in parallel with R B , as shown in Figure 2 [5]. To ensure stability, a compensation capacitor can be added to increase either C 1 or C 2 , thereby creating a pole dominant over p 1 . Unfortunately, p 2 and p 3 are formed by low impedance nodes, necessitating a compensation capacitance on the order of C P . For example, to ensure stability with C 2 , inequality (14) must be satisfied. 
A NEW CONSTANT-GM BIAS CIRCUIT
Modifying the constant-gm circuit in Figure 2 to include a high impedance node reduces the size of the compensation capacitor needed to ensure stability. Shown in Figure 4 is the modified constant-gm circuit, which was originally presented in [5] . To demonstrate the improved stability of the proposed constant-gm bias circuit, we simulated the circuits in Figure 2 and Figure 4 with C 2 =4pF and C C =1pF compensation capacitors, respectively. We designed both circuits to have the same bias currents and transistor sizes. As shown in Figure 5 , the proposed circuit is stable, despite its smaller compensation capacitor. 
A GM-TRACKING LEAD COMPENSATION BIASING TECHNIQUE
The non-dominant pole (f 2 ) and the zero (f Z ) of a 2 stage miller-lead compensated opamp depend on gm 2E and R C , respectively.
If R C could be forced to track 1/gm 2E over process and temperature, then f Z would track f 2 , thereby improving phase margin. Typically, this is accomplished through the use of stacked diode-connected MOSFETs as shown in Figure 1 , where V GS2B = V GS2E , so that V GS4C = V GS4B . At steady state the effective resistance of M 4C in the triode region tracks 1/gm 2E . However, during transience (I L 0), the gate-source voltages of the biasing transistors do not track V GS2E . Shown in Figure   z M 2E and M 3D once again form the 2 nd stage of an amplifier like the one in Figure 1 . M 2F mirrors the current in M 2E , and forces the same current through M 3F , M 4B , and M 2G . Therefore V GS2G = V GS2E , and R DS4C is given by (16), which is always independent of process, temperature, and load variations. Parameters M and P represent the transistor width ratios shown in Figure 6 .
To test the gm-tracking performance and stability of the circuit proposed in Figure 6 , we designed three 2-stage opamps. All opamps have the architecture of the opamp in Figure 1 but use different lead compensation biasing techniques:
-Opamp A: passive R C , as shown in Figure 1 .
-Opamp B: MOSFET R C , as shown in Figure 1 .
-Opamp C: MOSFET R C , as shown in Figure 6 . We tested the phase margin and stability of the opamps over load current variations by simulating them in open loop with current sinks attached to their outputs. Although opamps are rarely loaded with ideal current sources, the constant current source provides a convenient method of obtaining the frequency response under a variety of load conditions. We recorded the phase margin as we increased I L from 0 A to 110 A, or 95% of the 2 nd stage bias current. As shown in Figure 7 the phase margin for opamp C (where f Z tracks f 2 ) is better under load than opamps A and B. To test the step response of the proposed circuit, we connected opamps B and C in non-inverting configuration with a closed loop gain of 6dB. We applied an input voltage pulse of 1.0V, and recorded the output voltages of the opamps, which are shown in Note that rising steps such as the one in Figure 6 can cause an opamp to slew if M 2E enters cutoff. In our proposed circuit in Figure 6 , M 2F and M 2G would also enter cutoff, causing M 4C to become an open circuit. In this situation, the opamp would lose compensation and become unstable, but only for the duration of the rising edge. This problem has two simple yet effective solutions: (1) A constant bias current much smaller than I D3F can be introduced in parallel with M 3F , or (2) a diode connected MOSFET with high channel resistance (large L) can be added in parallel with M 4C or between M 4B and the gate of M 4C .. The simulation results in Figure 8 were obtained after implementation of the first solution.
CONCLUSION
We have shown that, in general, the use of a constant gm bias circuit does not ensure constant transconductance throughout an integrated circuit, and have provided specific guidelines to minimize any variation.
We have also demonstrated improved stability by adding a high impedance node to the constant-gm bias circuit. In fact, the same general technique and architectural modification can be applied to other current and voltage reference circuits. Finally, we have proposed a lead compensation biasing technique that improves opamp large signal settling time, and stability under load.
